This website works better with JavaScript.
首頁
探索
lain.church
說明
註冊
登入
izaya
/
collapseos
镜像来自
https://github.com/hsoft/collapseos.git
關註
1
收藏
1
複製
0
程式碼
問題管理
0
版本發佈
0
Wiki
Activity
瀏覽代碼
sms/spi: sample DO when CLK is high
I was sampling DO at the wrong moment, so my input was always one-off.
master
Virgil Dupras
3 年之前
父節點
2b8524d11e
當前提交
4b71f0a344
共有
1 個文件被更改
,包括
1 次插入
和
1 次删除
分割檢視
Diff Options
Show Stats
Download Patch File
Download Diff File
+1
-1
arch/z80/sms/blk/622
+ 1
- 1
arch/z80/sms/blk/622
查看文件
@@ -4,7 +4,7 @@
( send current bit to TRB, TR's output bit )
DUP 7 I - RSHIFT 1 AND _TRB!
1 _THB! ( CLK hi )
0 _THB! ( CLK lo )
( read into rx ) SWAP 1 LSHIFT _D1@ ( tx rx<< x )
0 _THB! ( CLK lo )
( out bit is the 6th ) 6 RSHIFT 1 AND OR
SWAP LOOP ( rx tx ) DROP ;
Write
Preview
Loading…
取消
儲存